Responsibilities Perform RTL-to-GDSII Physical Design (Synthesis, Place & Route, Timing Closure) Conduct low-power design and power optimization Run physical verification (DRC, LVS, ERC, etc.) and signal integrity checks (SI, IR Drop, EM analysis) Optimize PPA (Power, Performance, Area); develop
DEEPX in Oos-Kaap, South Africa, is seeking an experienced ASIC Physical Design Engineer. You will perform RTL-to-GDSII Physical Design, optimize power, and verify physical integrity. The ideal candidate has over 10 years of experience and proficiency with EDA tools.
Company Description Here is a maximum-scale, stress-test job description designed to evaluate your systems edge cases. This template tests multiple corner cases simultaneously: extreme length/word count, deeply nested hierarchical formatting, intensive use of special characters, multi-lingual